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Abstract - This work presents a synchronizer based on 
pulse comparation, between variable and fixed pulses. 
 We consider four synchronizers, divided in two variants, 
one variant operate at the rate and the other at half rate. 
Each synchronizer variant has two versions which are 
the manual and the automatic. 
The objective is to study the synchronizers and evaluate 
the output jitter UIRMS (Unit Interval Root Mean 
Square) versus the input SNR (Signal Noise Ratio). 
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I. INTRODUCTION 
This work studies the sequential symbol synchronizer, with 
a phase comparator based on a pulse comparation, between a 
variable pulse Pv and a fixed reference pulse Pf. 
The synchronizer with the VCO (Voltage Controlled 
Oscillator) can operate at rate or at half bit rate [1, 2, 3, 4, 5]. 
Each variant has two versions namely the manual and the 
automatic. The variable pulse Pv is produced automatically 
in the two versions. However, the fixed pulse is produced 
manually (previous human adjust) in the manual version and 
automatically in the automatic version[6, 7, 8, 9, 10, 11, 12]. 
If the clock is delayed, Pv is greater than Pf, and then is 
applied a positive pulse Pe (Pv-Pf) that advances it. On the 
other hand, if the clock is advanced, Pv is lesser than Pf, and 
then is applied a negative pulse Pe (Pv-Pf) that delays it. 
The VCO output (clock) is a good quality version of the 
input synchronism information. 
The clock positive transition samples the data symbols at 
the maximum opening eye diagram [8, 9, 10, 11, 12]. 
Fig.1 shows the blocks diagram of the synchronizer. 
 
 
Fig.1 Synchronizer based on pulse comparation  
 
Kf is the phase comparator gain, F(s) is the loop filter, Ko 
is the VCO gain and Ka is the loop amplification factor that 
controls the root locus and then the loop characteristics. 
In priori and actual-art state was developed various 
synchronizers, now is necessary to know their performance. 
 
                                                 
1’2UA-UBI 
 
The motivation of this work is to create new synchronizers 
and evaluate their performance with noise. This contribution 
increases the know how about synchronizers. 
Following, we present the variant at bit rate with their 
manual and automatic versions. Next, we present the variant 
at the half bit rate with their manual and automatic versions. 
After, we present the design and tests. Then, we present 
the results. Finally, we present the conclusions. 
 
II. SYNCHRONIZERS OPERATING AT THE RATE 
The synchronizer with its VCO operates, here, at the data 
transmission rate. 
This variant has the manual and the automatic versions, the 
difference in only in the phase comparator. The variable 
pulse Pv consists of first flip flop with exor and is equal in 
the two versions, but the fixed pulse Pf is different [1, 2]. 
 
A. Operation at the rate and manual version 
 
The manual version has a phase comparator, where the 
fixed pulse Pf is produced by an exor with a delay ∆t=T/2, 
that needs a previous manual adjustment (Fig.2) 
 
 
 Fig.2 Synchronizer at the rate and manual (b-m) 
 
The variable pulse Pv minus the fixed pulse Pf (Pv-Pf) 
determines the error phase that controls the VCO. 
Fig.3 shows the waveforms of the synchronizer operating 
at the rate and manual version. 
 
 
 Fig.3 Waveforms of the synchronizer at the rate and manual 
 
The error pulse Pe diminishes and disappear at the 
equilibrium point. 
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 B. Operation at the rate and automatic version 
 
The automatic version has a phase comparator where the 
fixed pulse Pf is produced automatically by the second flip 
flop with exor, without previous adjustment (Fig.4). 
 
 
 Fig.4 Synchronizer at the rate and automatic (b-a) 
 
The variable pulse Pv minus the fixed pulse Pf (Pv-Pf) 
determines the error phase that controls the VCO. 
Fig.5 shows the waveforms of the synchronizer operating 
at the rate and automatic version. 
 
 
 Fig.5 Waveforms of the synchronizer at the rate and automatic 
 
The error pulse Pe don’t  disappear, but the variable area Pv 
is equal to the fixed one Pf at the equilibrium point. 
 
III. SYNCHRONIZERS OPERATING AT HALF RATE 
The synchronizer with its VCO operates, here, at half data 
transmission rate.  
This variant has the manual and the automatic versions, but 
the difference is only in the phase comparator. The variable 
pulse Pv, based in the two first flip flops with multiplexer, is 
equal in the two versions, but the fixed pulse Pf is produced 
from a different way [3, 4]. 
 
A. Operation at half rate and manual version 
 
The manual version has a phase comparator, where the 
fixed pulse Pf is produced by an exor with a delay ∆t=T/2, 
that needs a previous manual adjustment  (Fig.6). 
 
 
 Fig.6 Synchronizer at half rate and manual (b-m/2) 
 
The variable pulse Pv minus the fixed pulse Pf (Pv-Pf) 
determines the error phase that controls the VCO. 
 
Fig.7 shows the waveforms of the synchronizer operating 
at half rate and manual version. 
 
 
 Fig.7 Waveforms of the synchronizer at half rate and  manual 
 
The error pulse Pe diminishes and disappear at the 
equilibrium point 
 
B. Operation at half rate and automatic version 
 
The automatic version has a phase comparator, where the 
fixed pulse Pf is produced automatically by the seconds flip 
flops and multiplexer with exor, without previous adjustment 
(Fig.8). 
 
 
 Fig.8 Synchronizer at half rate and automatic (b-a/2) 
 
The variable pulse Pv minus the fixed pulse Pf (Pv-Pf) 
determines the error phase that controls the VCO. 
Fig.9 shows the waveforms of the synchronizer at half rate 
and automatic version. 
 
 
Fig.9 Waveforms of the synchronizer at half rate and automatic 
 
The error pulse Pe don’t  disappear but the positive area is 
equal to the negative at the equilibrium point. 
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IV. DESIGN, TESTS AND RESULTS 
We will present the design, the tests and the results of the 
referred  synchronizers [5]. 
 
A. Design 
 
To get guaranteed results, it is necessary to dimension all 
the synchronizers with equal conditions. Then it is necessary 
to design all the loops with identical linearized transfer 
functions. 
The general loop gain is Kl=Kd.Ko=Ka.Kf.Ko where Kf is 
the phase comparator gain, Ko is the VCO gain and Ka is the 
control amplification factor that permits the desired 
characteristics. 
For analysis facilities, we use a normalized transmission 
rate tx=1baud, what implies also normalized values for the 
others dependent parameters. So, the normalized clock 
frequency is fCK=1Hz. 
We choose a normalized external noise bandwidth Bn = 
5Hz and a normalized loop noise bandwidth Bl = 0.02Hz. 
Later, we can disnormalize these values to the appropriated 
transmission rate tx. 
Now, we will apply a signal with noise ratio SNR given by 
the signal amplitude Aef, noise spectral density No and 
external noise bandwidth Bn, so the SNR = A2ef/(No.Bn). 
But, No can be related with the noise variance σn and 
inverse sampling ∆τ=1/Samp, then No=2σn2.∆τ, so 
SNR=A2ef/(2σn2.∆τ.Bn) = 0.52/(2σn2*10-3*5)= 25/σn2. 
After, we observe the output jitter UI as function of the 
input signal with noise SNR. The dimension of the loops is 
 
- 1st order loop: 
 
The loop filter F(s)=1 with cutoff frequency 0.5Hz (Bp=0.5 
Hz is 25 times bigger than Bl=0.02Hz) eliminates only the 
high frequency, but maintain the loop characteristics. 
The transfer function is  
 
H(s)= G(s)
1 G(s)+ = + = +
KdKoF s
s KdKoF s
KdKo
s KdKo
( )
( )                  (1) 
 
the loop noise bandwidth is 
 
Bl = 
KdKo
Ka
KfKo
4 4
=  = 0.02Hz                                (2) 
 
Then, for the analog synchronizers, the loop bandwidth is 
Bl=0.02=(Ka.Kf.Ko)/4 with (Km=1, A=1/2, B=1/2; Ko=2pi) 
(Ka.Km.A.B.Ko)/4 = 0.02 -> Ka=0.08*2/pi                       (3) 
 
For the hybrid synchronizers, the loop bandwidth is                                                    
Bl=0.02=(Ka.Kf.Ko)/4 with (Km=1, A=1/2, B=0.45; Ko=2pi) 
(Ka.Km.A.B.Ko)/4 = 0.02 -> Ka=0.08*2.2/pi                     (4) 
 
For the combinational synchronizers, the loop bandwidth is 
Bl=0.02=(Ka.Kf.Ko)/4     with     (Kf=1/pi; Ko=2pi) 
(Ka*1/pi*2pi)/4 = 0.02 -> Ka=0.04                                 (5) 
For the sequential synchronizers, the loop bandwidth is                                                   
Bl=0.02=(Ka.Kf.Ko)/4     with     (Kf=1/2pi; Ko=2pi) 
(Ka*1/2pi*2pi)/4 =0.02 -> Ka=0.08                                (6) 
 
The jitter depends on the RMS signal Aef, on the power 
spectral density No and on the loop noise bandwidth Bl. 
For analog PLL the jitter is 
σφ2=Bl.No/Aef2=Bl.2.σn2.∆τ=0.02*10-3*2σn2/0.52=16*10-5.σn2 
For the others PLLs the jitter formula is more complicated. 
 
- 2nd order loop: 
 
The second order loop is not shown here, but the results are 
identical to the ones obtained above for the first order loop. 
 
B. Tests 
 
The following figure (Fig.10) shows the setup that was 
used to test the various  synchronizers. 
 
 
 Fig.10 Block diagram of the test setup 
 
The receiver recovered clock with jitter is compared with 
the emitter original clock without jitter, the difference is the 
jitter of the received clock. 
 
C. Jitter measurer (Meter) 
 
The jitter measurer (Meter) consists of a RS flip flop, 
which detects the random variable phase of the recovered 
clock (CKR), relatively to the fixed phase of the emitter 
clock (CKE). This relative random phase variation is the 
recovered clock jitter (Fig.11). 
 
 
 Fig.11 The jitter measurer (Meter) 
 
The other blocks convert this random phase variation into 
a random amplitude variation, which is the jitter histogram. 
Then, the jitter histogram is sampled and processed by an 
appropriate program, providing the RMS jitter and the peak 
to peak jitter. 
 
D. Results 
 
We will present the four synchronizer results  in terms of 
output jitter UIRMS versus input SNR. 
Fig.12 shows the jitter-SNR curves of the four synchronizers 
using both transitions operating: at rate manual version (b-
m), at rate automatic version (b-a), at half rate manual 
version (b-m/2) and at half rate automatic version (b-a/2). 
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Fig.12 Jitter-SNR curves of  the 4 synchronizers(b-m,b-a,b-m/2,b-a/2) 
 
We verify that, generally, the output jitter UIRMS 
decreases exponentially with the input SNR increasing. 
For high SNR, the four synchronizer curves tend to be 
similar. However, for low SNR, the manual versions (b-m, 
b-m/2) are similar and slightly better than the automatic 
versions (b-a, b-a/2). 
 
V. CONCLUSION AND FUTURE WORK 
We studied four synchronizers operating by both (b-) data 
transitions, where one variant operates at the rate (b-m, b-a) 
and the other one operates at half rate (b-m/2, b-a/2). Each 
variant has the manual (m) and the automatic (a) versions. 
We observed that, in general, the output jitter decreases 
more or less exponentially with the input SNR increasing. 
We verified that, for high SNR, the four synchronizers 
jitter tend to be similar, this is comprehensible since all the 
synchronizers are digital and have similar noise margin. 
However, for low SNR, the manual versions (b-m, b-m/2) 
are significantly better than the automatic versions (b-a, b-
a/2), this is comprehensible since the automatic versions 
have more digital states than the manual versions, then the 
error state propagation effects caused by noise is aggravated. 
In the future, we are planning to extend the present study 
to other types of synchronizers. 
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